m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
Ei2c_master
Z0 w1765738679
Z1 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 560
Z5 dE:/work_QUESTA/JapanLogicDesign/I2C_TEST
Z6 8E:/work_QUESTA/JapanLogicDesign/I2C_TEST/I2C_MASTER.vhd
Z7 FE:/work_QUESTA/JapanLogicDesign/I2C_TEST/I2C_MASTER.vhd
l0
L45 1
VhR90BAMnk;ajiOm:l^2gN0
!s100 Cm3`@Xm1;T@:RE8l:4;6^3
Z8 OV;C;2020.1;71
32
Z9 !s110 1765739523
!i10b 1
Z10 !s108 1765739523.000000
Z11 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|E:/work_QUESTA/JapanLogicDesign/I2C_TEST/I2C_MASTER.vhd|
Z12 !s107 E:/work_QUESTA/JapanLogicDesign/I2C_TEST/I2C_MASTER.vhd|
!i113 1
Z13 o-work work -2002 -explicit
Z14 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
R4
DEx4 work 10 i2c_master 0 22 hR90BAMnk;ajiOm:l^2gN0
!i122 560
l145
L77 542
VL0hE7B52liR^KGPXGj^ki3
!s100 YU6HJE_HP0]AEFkajeZAi1
R8
32
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Ei2c_slave
Z15 w1765658826
R1
R2
R3
R4
!i122 558
R5
Z16 8E:/work_QUESTA/JapanLogicDesign/I2C_TEST/I2C_SLAVE.vhd
Z17 FE:/work_QUESTA/JapanLogicDesign/I2C_TEST/I2C_SLAVE.vhd
l0
L40 1
V=LY<dX;c163?f;_7GK7>?3
!s100 h8i?k_o>2:UcT5S6F;aAM0
R8
32
R9
!i10b 1
Z18 !s108 1765739522.000000
Z19 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|E:/work_QUESTA/JapanLogicDesign/I2C_TEST/I2C_SLAVE.vhd|
Z20 !s107 E:/work_QUESTA/JapanLogicDesign/I2C_TEST/I2C_SLAVE.vhd|
!i113 1
R13
R14
Artl
R1
R2
R3
R4
DEx4 work 9 i2c_slave 0 22 =LY<dX;c163?f;_7GK7>?3
!i122 558
l158
L71 570
Vi?[i1]?0VPZ3n1mTh[ePd0
!s100 <lHVU3aP]ZkM>?FdVVPI=1
R8
32
R9
!i10b 1
R18
R19
R20
!i113 1
R13
R14
Enoise_reduction
Z21 w1765383471
R1
R2
R3
R4
!i122 562
R5
Z22 8E:/work_QUESTA/JapanLogicDesign/I2C_TEST/NOISE_REDUCTION.VHD
Z23 FE:/work_QUESTA/JapanLogicDesign/I2C_TEST/NOISE_REDUCTION.VHD
l0
L37 1
V>[MNMMYIkb6T]C<_jY8fd1
!s100 9RK_G=;_B_RdG`4SNiDzY0
R8
32
R9
!i10b 1
R10
Z24 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|E:/work_QUESTA/JapanLogicDesign/I2C_TEST/NOISE_REDUCTION.VHD|
Z25 !s107 E:/work_QUESTA/JapanLogicDesign/I2C_TEST/NOISE_REDUCTION.VHD|
!i113 1
R13
R14
Artl
R1
R2
R3
R4
Z26 DEx4 work 15 noise_reduction 0 22 >[MNMMYIkb6T]C<_jY8fd1
!i122 562
l70
Z27 L51 92
Z28 V[DZaUGJWlfRmflUc=ZadG0
Z29 !s100 NS;nQfGF<aQVR3E]PhS]n0
R8
32
R9
!i10b 1
R10
R24
R25
!i113 1
R13
R14
Esim_top_module
Z30 w1765522765
R1
R2
R3
R4
!i122 557
R5
Z31 8E:/work_QUESTA/JapanLogicDesign/I2C_TEST/SIM_TOP_MODULE.vhd
Z32 FE:/work_QUESTA/JapanLogicDesign/I2C_TEST/SIM_TOP_MODULE.vhd
l0
L27 1
V>aKA=4A>g9B5WFFI>@a9A1
!s100 HCzmkb9HBJ@00a4_ag@9U3
R8
32
Z33 !s110 1765739522
!i10b 1
R18
Z34 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|E:/work_QUESTA/JapanLogicDesign/I2C_TEST/SIM_TOP_MODULE.vhd|
Z35 !s107 E:/work_QUESTA/JapanLogicDesign/I2C_TEST/SIM_TOP_MODULE.vhd|
!i113 1
R13
R14
Artl
R1
R2
R3
R4
DEx4 work 14 sim_top_module 0 22 >aKA=4A>g9B5WFFI>@a9A1
!i122 557
l105
L57 102
VNfm1_G>hGoP]MA3HcadO^3
!s100 WUNiOiR8G2Id_YL`ZIC^Z1
R8
32
R33
!i10b 1
R18
R34
R35
!i113 1
R13
R14
Etest_bench
Z36 w1765739506
Z37 DPx4 ieee 16 std_logic_textio 0 22 ^l:n6VFdg74Q?CKDhjD]D3
Z38 DPx8 synopsys 10 attributes 0 22 dc>JdEHRM@6GGENe5bZ?D1
Z39 DPx4 ieee 14 std_logic_misc 0 22 dN]HY6l5ohPcZ:TaC@B;53
R1
R2
R3
R4
!i122 559
R5
Z40 8E:/work_QUESTA/JapanLogicDesign/I2C_TEST/TEST_BENCH_I2C.VHD
Z41 FE:/work_QUESTA/JapanLogicDesign/I2C_TEST/TEST_BENCH_I2C.VHD
l0
L30 1
V30iJcjB=FeZ=>oablE6970
!s100 ^WYZg7?2<M]]g8WHDQ8M03
R8
32
R9
!i10b 1
R10
Z42 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|E:/work_QUESTA/JapanLogicDesign/I2C_TEST/TEST_BENCH_I2C.VHD|
Z43 !s107 E:/work_QUESTA/JapanLogicDesign/I2C_TEST/TEST_BENCH_I2C.VHD|
!i113 1
R13
R14
Asim
R37
R38
R39
R1
R2
R3
R4
DEx4 work 10 test_bench 0 22 30iJcjB=FeZ=>oablE6970
!i122 559
l156
L33 1283
Vb_5<UgzHf]Wb@96B?22331
!s100 =5eV@92iW5cj[f8A0?fm60
R8
32
R9
!i10b 1
R10
R42
R43
!i113 1
R13
R14
Etop_module
Z44 w1765561248
R1
R2
R3
R4
!i122 561
R5
Z45 8E:/work_QUESTA/JapanLogicDesign/I2C_TEST/TOP_MODULE.vhd
Z46 FE:/work_QUESTA/JapanLogicDesign/I2C_TEST/TOP_MODULE.vhd
l0
L26 1
V3ZgGABIbQWYC8ZEC`dbdR0
!s100 ?0=ag4A>0VT4IV>O>z:]A3
R8
32
R9
!i10b 1
R10
Z47 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|E:/work_QUESTA/JapanLogicDesign/I2C_TEST/TOP_MODULE.vhd|
Z48 !s107 E:/work_QUESTA/JapanLogicDesign/I2C_TEST/TOP_MODULE.vhd|
!i113 1
R13
R14
Artl
R1
R2
R3
R4
DEx4 work 10 top_module 0 22 3ZgGABIbQWYC8ZEC`dbdR0
!i122 561
l102
L56 99
VM33MmXo94i7jI2>EhiQF>1
!s100 XACn9TM6z5jY]bE7>Hjek0
R8
32
R9
!i10b 1
R10
R47
R48
!i113 1
R13
R14
