m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/20.1
Ei2c_master
Z0 w1765738679
Z1 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 461
Z5 dE:/work_QUESTA/JapanLogicDesign/I2C_TEST_TMP102
Z6 8E:/work_QUESTA/JapanLogicDesign/I2C_TEST_TMP102/I2C_MASTER.vhd
Z7 FE:/work_QUESTA/JapanLogicDesign/I2C_TEST_TMP102/I2C_MASTER.vhd
l0
L45 1
VhR90BAMnk;ajiOm:l^2gN0
!s100 Cm3`@Xm1;T@:RE8l:4;6^3
Z8 OV;C;2020.1;71
32
Z9 !s110 1765739677
!i10b 1
Z10 !s108 1765739677.000000
Z11 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|E:/work_QUESTA/JapanLogicDesign/I2C_TEST_TMP102/I2C_MASTER.vhd|
Z12 !s107 E:/work_QUESTA/JapanLogicDesign/I2C_TEST_TMP102/I2C_MASTER.vhd|
!i113 1
Z13 o-work work -2002 -explicit
Z14 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
R4
DEx4 work 10 i2c_master 0 22 hR90BAMnk;ajiOm:l^2gN0
!i122 461
l145
L77 542
VL0hE7B52liR^KGPXGj^ki3
!s100 YU6HJE_HP0]AEFkajeZAi1
R8
32
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Ei2c_slave
Z15 w1765658826
R1
R2
R3
R4
!i122 460
R5
Z16 8E:/work_QUESTA/JapanLogicDesign/I2C_TEST_TMP102/I2C_SLAVE.vhd
Z17 FE:/work_QUESTA/JapanLogicDesign/I2C_TEST_TMP102/I2C_SLAVE.vhd
l0
L40 1
V=LY<dX;c163?f;_7GK7>?3
!s100 h8i?k_o>2:UcT5S6F;aAM0
R8
32
R9
!i10b 1
R10
Z18 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|E:/work_QUESTA/JapanLogicDesign/I2C_TEST_TMP102/I2C_SLAVE.vhd|
Z19 !s107 E:/work_QUESTA/JapanLogicDesign/I2C_TEST_TMP102/I2C_SLAVE.vhd|
!i113 1
R13
R14
Artl
R1
R2
R3
R4
DEx4 work 9 i2c_slave 0 22 =LY<dX;c163?f;_7GK7>?3
!i122 460
l158
L71 570
Vi?[i1]?0VPZ3n1mTh[ePd0
!s100 <lHVU3aP]ZkM>?FdVVPI=1
R8
32
R9
!i10b 1
R10
R18
R19
!i113 1
R13
R14
Enoise_reduction
Z20 w1765383471
R1
R2
R3
R4
!i122 464
R5
Z21 8E:/work_QUESTA/JapanLogicDesign/I2C_TEST_TMP102/NOISE_REDUCTION.VHD
Z22 FE:/work_QUESTA/JapanLogicDesign/I2C_TEST_TMP102/NOISE_REDUCTION.VHD
l0
L37 1
V>[MNMMYIkb6T]C<_jY8fd1
!s100 9RK_G=;_B_RdG`4SNiDzY0
R8
32
Z23 !s110 1765739678
!i10b 1
Z24 !s108 1765739678.000000
Z25 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|E:/work_QUESTA/JapanLogicDesign/I2C_TEST_TMP102/NOISE_REDUCTION.VHD|
Z26 !s107 E:/work_QUESTA/JapanLogicDesign/I2C_TEST_TMP102/NOISE_REDUCTION.VHD|
!i113 1
R13
R14
Artl
R1
R2
R3
R4
Z27 DEx4 work 15 noise_reduction 0 22 >[MNMMYIkb6T]C<_jY8fd1
!i122 464
l70
Z28 L51 92
Z29 V[DZaUGJWlfRmflUc=ZadG0
Z30 !s100 NS;nQfGF<aQVR3E]PhS]n0
R8
32
R23
!i10b 1
R24
R25
R26
!i113 1
R13
R14
Esim_model_i2c_tmp102
Z31 w1764946653
R1
R2
R3
R4
!i122 49
R5
Z32 8E:/work_QUESTA/JapanLogicDesign/I2C_TEST_TMP102/SIM_MODEL_I2C_TMP102.VHD
Z33 FE:/work_QUESTA/JapanLogicDesign/I2C_TEST_TMP102/SIM_MODEL_I2C_TMP102.VHD
l0
Z34 L32 1
V:TIRGlC1lN]?d>ji0YaVZ1
!s100 fS1EXPo?_=HQJ:VT6d7JD1
R8
32
Z35 !s110 1764946672
!i10b 1
Z36 !s108 1764946672.000000
Z37 !s90 -reportprogress|300|-work|work|-2002|-explicit|E:/work_QUESTA/JapanLogicDesign/I2C_TEST_TMP102/SIM_MODEL_I2C_TMP102.VHD|
Z38 !s107 E:/work_QUESTA/JapanLogicDesign/I2C_TEST_TMP102/SIM_MODEL_I2C_TMP102.VHD|
!i113 1
R13
R14
Abehavioral
R1
R2
R3
R4
DEx4 work 20 sim_model_i2c_tmp102 0 22 :TIRGlC1lN]?d>ji0YaVZ1
!i122 49
l93
L50 385
V@fX>H8inK6kijb>YDfABZ3
!s100 jSg0M=SN?AagkR[38dKO?0
R8
32
R35
!i10b 1
R36
R37
R38
!i113 1
R13
R14
Etest_bench
Z39 w1765717848
Z40 DPx4 ieee 16 std_logic_textio 0 22 ^l:n6VFdg74Q?CKDhjD]D3
Z41 DPx8 synopsys 10 attributes 0 22 dc>JdEHRM@6GGENe5bZ?D1
Z42 DPx4 ieee 14 std_logic_misc 0 22 dN]HY6l5ohPcZ:TaC@B;53
R1
R2
R3
R4
!i122 462
R5
Z43 8E:/work_QUESTA/JapanLogicDesign/I2C_TEST_TMP102/TEST_BENCH_I2C_TEST_TMP102.VHD
Z44 FE:/work_QUESTA/JapanLogicDesign/I2C_TEST_TMP102/TEST_BENCH_I2C_TEST_TMP102.VHD
l0
R34
V`6hH:Y4^TEnl2zmKEVo]f2
!s100 BBB96=mOF8TM5NLbcIP7`0
R8
32
R9
!i10b 1
R10
Z45 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|E:/work_QUESTA/JapanLogicDesign/I2C_TEST_TMP102/TEST_BENCH_I2C_TEST_TMP102.VHD|
Z46 !s107 E:/work_QUESTA/JapanLogicDesign/I2C_TEST_TMP102/TEST_BENCH_I2C_TEST_TMP102.VHD|
!i113 1
R13
R14
Asim
R40
R41
R42
R1
R2
R3
R4
DEx4 work 10 test_bench 0 22 `6hH:Y4^TEnl2zmKEVo]f2
!i122 462
l112
L35 238
V?]`mIIIiYJQM3iYAQUN6[1
!s100 ==<SJbboTVZE^Vz^0442:2
R8
32
R9
!i10b 1
R10
R45
R46
!i113 1
R13
R14
Etop_i2c_master
Z47 w1765738500
R1
R2
R3
R4
!i122 463
R5
Z48 8E:/work_QUESTA/JapanLogicDesign/I2C_TEST_TMP102/TOP_I2C_MASTER.vhd
Z49 FE:/work_QUESTA/JapanLogicDesign/I2C_TEST_TMP102/TOP_I2C_MASTER.vhd
l0
L28 1
VOnX33i@nljhO1A;d45;YX0
!s100 b2JXCXR?UTWR[Pd3Q0Xle2
R8
32
R23
!i10b 1
R24
Z50 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|E:/work_QUESTA/JapanLogicDesign/I2C_TEST_TMP102/TOP_I2C_MASTER.vhd|
Z51 !s107 E:/work_QUESTA/JapanLogicDesign/I2C_TEST_TMP102/TOP_I2C_MASTER.vhd|
!i113 1
R13
R14
Artl
R1
R2
R3
R4
DEx4 work 14 top_i2c_master 0 22 OnX33i@nljhO1A;d45;YX0
!i122 463
l127
L44 318
Vzko8JJH9iz^So^AWe5F@V0
!s100 iDDMG@nQZJQl30J6b?cZQ3
R8
32
R23
!i10b 1
R24
R50
R51
!i113 1
R13
R14
Etop_i2c_tmp102
Z52 w1765183894
R1
R2
R3
R4
!i122 459
R5
Z53 8E:/work_QUESTA/JapanLogicDesign/I2C_TEST_TMP102/TOP_I2C_TMP102.vhd
Z54 FE:/work_QUESTA/JapanLogicDesign/I2C_TEST_TMP102/TOP_I2C_TMP102.vhd
l0
L38 1
VKGgfk?UgB<7:nXend2:X31
!s100 3F0`d]EVBKJhQW?g@@>cD1
R8
32
R9
!i10b 1
R10
Z55 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|E:/work_QUESTA/JapanLogicDesign/I2C_TEST_TMP102/TOP_I2C_TMP102.vhd|
Z56 !s107 E:/work_QUESTA/JapanLogicDesign/I2C_TEST_TMP102/TOP_I2C_TMP102.vhd|
!i113 1
R13
R14
Artl
R1
R2
R3
R4
DEx4 work 14 top_i2c_tmp102 0 22 KGgfk?UgB<7:nXend2:X31
!i122 459
l120
L56 239
VNe7Aa;XUKFk=F9S75^gk22
!s100 zMcldbaNQmX?iRX<`1Qh[1
R8
32
R9
!i10b 1
R10
R55
R56
!i113 1
R13
R14
Etop_module
Z57 w1763677260
R1
R2
R3
R4
!i122 51
R5
Z58 8E:/work_QUESTA/JapanLogicDesign/I2C_TEST_TMP102/TOP_MODULE.vhd
Z59 FE:/work_QUESTA/JapanLogicDesign/I2C_TEST_TMP102/TOP_MODULE.vhd
l0
L27 1
VB<09[kM6czLA3OB8HO^IT1
!s100 :5bTn9>J:?`mdhlM?cH2b3
R8
32
R35
!i10b 1
R36
Z60 !s90 -reportprogress|300|-work|work|-2002|-explicit|E:/work_QUESTA/JapanLogicDesign/I2C_TEST_TMP102/TOP_MODULE.vhd|
Z61 !s107 E:/work_QUESTA/JapanLogicDesign/I2C_TEST_TMP102/TOP_MODULE.vhd|
!i113 1
R13
R14
Artl
R1
R2
R3
R4
DEx4 work 10 top_module 0 22 B<09[kM6czLA3OB8HO^IT1
!i122 51
l105
L57 102
VA9E7F];=R7C12_TZIkg142
!s100 1b4QQ?hF8b0Y?>^4@AU2O3
R8
32
R35
!i10b 1
R36
R60
R61
!i113 1
R13
R14
